


LCFC Confidential

Y540 M/B Schematics Document NM-C541

Coffee Lake H-Processor with DDR4 + NV N18P-G0 GPU

2019-02-28

REV: 1.0

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number Y540	Rev 0.1
				Date: Tuesday, March 12, 2019	Sheet 1 of 77	

Date: Tuesday, March 12, 2019 Sheet 2 of 77

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS VCCIO VCCSA VCCSTG VCCCPUCORE VCCGFXCORE +1.8VS_AON +1.8VGS NVVDD NVVDDS +1.0VGS FBVDDQ
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOM Structure Control Table

BOM Structure	BTO Item
@	Not stuff
AOAC@	AOAC support part
CNVI@	CNVi support part
ME@	ME part(connector, hole)
OPT@	For NV GPU part
OPTANE@	Optane memory support part
TPM@	For support TPM sku part
OPT17@	For NV N17P GPU part
OPT18@	For NV N18P GPU part
NPI@	For NPI use
MP@	For MP use
PS8713@	only mount for PS8713 redriver
CD@	Cost down part

USB2.0 Port table

Port	Function
1	Back USB3.0
2	Left USB3.0
3	Right USB3.0
4	Type-C Port
5	NA
6	Camera
7:8	NA
14	BT
9	AG
10:13	NA

USB3.0 Port table


Port	Function
1	Back USB3.0
2	Type-C Port
3	Left USB3.0
4	Right USB3.0
5	NA
6	NA

SATA Port table

Port	Function
0A	NA
0B	NA
1A	M.2 SSD Gen3
1B	NA
2	HDD Gen3
3	NA
4	NA
5	NA

PCIE Port table

Port	Function
1:8	NA
9	M.2 SSD/Optane
10	M.2 SSD/Optane
11	M.2 SSD/Optane
12	M.2 SSD/Optane
13	WLAN Gen1
14	LAN Gen1
15:24	NA



SMBUS Control Table

	SOURCE	VGA	BATT	IT8226E	ECODIMM	WLAN WIMAX	Thermal Sensor	PCH	TP Module	Charger	RGB KB Backlight	USB-C PD	HIFI Audio
EC_SMB_CK1 EC_SMB_DA1	IT8226E +3VALW_R	X	V +3VALW_R	V +3VALW_R	X	X	X	X	X	V +3VALW_R	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8226E +3VS	V +1.8VS_AON	X	V +3VS	X	X	V +3VS Reserve	V +3VALW_PCH	X	X	X	X	X
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW_PCH	X	X	X	V +3VS	V Reserve	X	V +3VALW_PCH	V +3VS	X	X	X	X
PCH_RGBKBP_SCL PCH_RGBKBP_SDA	X	X	X	X	X	X	X	X	X	X	X	X	X
EC_SMB_CK0 EC_SMB_DA0	IT8226E +3VALW	X	X	X	X	X	X	X	X	X	X	V +LDO_3V3	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address		PCH I2C 2 Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
Battery	0014	Thermal Sensor F75303M	1001309a b	DDR D180A	1010 000x b	RGB Backlight	Need to update
Charger	0001 0010 b	VGA	0a9c (default)	DDR D180B	1010 010x b		
		PCH	Need to update	TP Module	Need to update		
		Thermal Sensor NCT7718W	1001109ab	WLAN	Reserved		

[24] PCIE_CRX_GTX_N[0..15]

[24] PCIE_CRX_GTX_P[0..15]

PCIE_CTX_C_GRX_N[0..15] [24]

PCIE_CTX_C_GRX_P[0..15] [24]

VCCIO

Note:
Place R_comp inside CPU cavity
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

[19] DMI_CRX_PTX_P0
[19] DMI_CRX_PTX_N0
[19] DMI_CRX_PTX_P1
[19] DMI_CRX_PTX_N1
[19] DMI_CRX_PTX_P2
[19] DMI_CRX_PTX_N2
[19] DMI_CRX_PTX_P3
[19] DMI_CRX_PTX_N3

DMI_CRX_PTX_P0 D8
DMI_CRX_PTX_N0 E8
DMI_CRX_PTX_P1 E6
DMI_CRX_PTX_N1 F6
DMI_CRX_PTX_P2 D5
DMI_CRX_PTX_N2 E5
DMI_CRX_PTX_P3 J8
DMI_CRX_PTX_N3 J9

DMI_RXP_0 DMI_TXP_0
DMI_RXN_0 DMI_TXN_0
DMI_RXP_1 DMI_TXP_1
DMI_RXN_1 DMI_TXN_1
DMI_RXP_2 DMI_TXP_2
DMI_RXN_2 DMI_TXN_2
DMI_RXP_3 DMI_TXP_3
DMI_RXN_3 DMI_TXN_3

COFFEE LAKE-H-CPU_BGA1440

@

PEG_COMP

G2

PEG_RCOMP

PEG_TXP_15

PEG_TXN_15

PEG_RXP_15

PEG_RXN_15

PEG_TXP_14

PEG_TXN_14

PEG_RXP_14

PEG_RXN_14

PEG_TXP_13

PEG_TXN_13

PEG_RXP_13

PEG_RXN_13

PEG_TXP_12

PEG_TXN_12

PEG_RXP_12

PEG_RXN_12

PEG_TXP_11

PEG_TXN_11

PEG_RXP_11

PEG_RXN_11

PEG_TXP_10

PEG_TXN_10

PEG_RXP_10

PEG_RXN_10

PEG_TXP_9

PEG_TXN_9

PEG_RXP_9

PEG_RXN_9

PEG_TXP_8

PEG_TXN_8

PEG_RXP_8

PEG_RXN_8

PEG_TXP_7

PEG_TXN_7

PEG_RXP_7

PEG_RXN_7

PEG_TXP_6

PEG_TXN_6

PEG_RXP_6

PEG_RXN_6

PEG_TXP_5

PEG_TXN_5

PEG_RXP_5

PEG_RXN_5

PEG_TXP_4

PEG_TXN_4

PEG_RXP_4

PEG_RXN_4

PEG_TXP_3

PEG_TXN_3

PEG_RXP_3

PEG_RXN_3

PEG_TXP_2

PEG_TXN_2

PEG_RXP_2

PEG_RXN_2

PEG_TXP_1

PEG_TXN_1

PEG_RXP_1

PEG_RXN_1

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0

PEG_RXP_0

PEG_RXN_0

PEG_TXP_0

PEG_TXN_0


PEG_RXP_0

PEG_RXN_0

PEG_TXP_0










PEG_TXN_0


PEG_RXP_0









CFG STRAPS for CPU


Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	<div> <div>1 (Default) Normal peration;</div> <div>No stall.</div> <div>0 Stall.</div> </div>
Reserved configuration lane	
CFG1	N/A
PCI Express* Static x16 Lane Numbering Reversal	
CFG2	<div> <div>1 = Normal</div> <div>0 = Reversed</div> </div>
Reserved configuration lane.	
CFG3	N/A
eDP enable	
CFG4	<div>1 Disabled.</div> <div>0 Enabled.</div>
PCI Express* Bifurcation	
CFG[6:5]	<div>00 1 x8, PCI press*</div> <div>01 reserved</div> <div>10 x8 PCI press*</div> <div>11 1 x16 PCI press*</div>
PEG Training	
CFG7	<div>1 (default) PEG Train immediately following RESET# deassertion.</div> <div>0 PEG Wait for BIOS for training.</div>
Reserved configuration lane	
CFG[19:8]	N/A





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	CPU (4/7) eDP, DDI	
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</div>					
Size A3	Document Number Y540			Rev 0.1	
Date:	Tuesday, March 12, 2019		Sheet 8	of 77	






UC1F			
A10	VSS_1	VSS_82	AK4
A12	VSS_2	VSS_83	AL10
A16	VSS_3	VSS_84	AL12
A20	VSS_4	VSS_85	AL33
A22	VSS_5	VSS_86	AL34
A24	VSS_6	VSS_87	AL34
A26	VSS_7	VSS_88	AL7
A28	VSS_8	VSS_89	AL8
A30	VSS_9	VSS_90	AL9
A6	VSS_10	VSS_91	AM1
A8	VSS_11	VSS_92	AM2
AA12	VSS_12	VSS_93	AM12
AA20	VSS_13	VSS_94	AM3
AA30	VSS_14	VSS_95	AM37
AB33	VSS_15	VSS_96	AM38
AB34	VSS_16	VSS_97	AM4
AB6	VSS_17	VSS_98	AM5
AC1	VSS_18	VSS_99	AN12
AC12	VSS_19	VSS_100	AN29
AC2	VSS_20	VSS_101	AN30
AC5	VSS_21	VSS_102	AN5
AC37	VSS_22	VSS_103	AN6
AC38	VSS_23	VSS_104	AP10
AC4	VSS_24	VSS_105	AP11
AC5	VSS_25	VSS_106	AP12
AC6	VSS_26	VSS_107	AP33
AD10	VSS_27	VSS_108	AP34
AD11	VSS_28	VSS_109	AP8
AD12	VSS_29	VSS_110	AP8
AD26	VSS_30	VSS_111	AR1
AD30	VSS_31	VSS_112	AR13
AD6	VSS_32	VSS_113	AR13
AD8	VSS_33	VSS_114	AR2
AD9	VSS_34	VSS_115	AR29
AE31	VSS_35	VSS_116	AR3
AE34	VSS_36	VSS_117	AR30
AED	VSS_37	VSS_118	AR31
AF1	VSS_38	VSS_119	AR32
AF12	VSS_39	VSS_120	AR33
AF13	VSS_40	VSS_121	AR34
AF14	VSS_41	VSS_122	AR35
AF2	VSS_42	VSS_123	AR36
AF3	VSS_43	VSS_124	AR37
AF4	VSS_44	VSS_125	AR38
AG10	VSS_45	VSS_126	AR4
AG11	VSS_46	VSS_127	AR5
AG13	VSS_47	VSS_128	AT29
AG29	VSS_48	VSS_129	AT30
AG30	VSS_49	VSS_130	AT6
AG6	VSS_50	VSS_131	AUT0
AG7	VSS_51	VSS_132	AU11
AG8	VSS_52	VSS_133	AU12
AH12	VSS_53	VSS_134	AU33
AH33	VSS_54	VSS_135	AU34
AH34	VSS_55	VSS_136	AU5
AH35	VSS_56	VSS_137	AU7
AH36	VSS_57	VSS_138	AU8
AH6	VSS_58	VSS_139	AU9
AJ1	VSS_59	VSS_140	AV37
AJ13	VSS_60	VSS_141	AV38
AJ2	VSS_61	VSS_142	AW1
AJ3	VSS_62	VSS_143	AW12
AJ37	VSS_63	VSS_144	AW2
AL38	VSS_64	VSS_145	AW26
AJ4	VSS_65	VSS_146	AW3
AJ5	VSS_66	VSS_147	AW30
AJ6	VSS_67	VSS_148	AW4
W4	VSS_68	VSS_149	W6
W5	VSS_69	VSS_150	V12
Y10	VSS_70	VSS_151	V29
Y11	VSS_71	VSS_152	V50
Y13	VSS_72	VSS_153	AT4
Y14	VSS_73	VSS_154	AD7
Y37	VSS_74	VSS_155	W6
Y38	VSS_75	VSS_156	W7
Y7	VSS_76	VSS_157	W12
Y8	VSS_77	VSS_158	W2
Y9	VSS_78	VSS_159	W3
AK26	VSS_79	VSS_160	W33
AK30	VSS_80	VSS_161	W34
AK30	VSS_81	VSS_162	W34

COFFEE LAKE-H-CPU_BGA1440


UC1G			
AW5	VSS_163	VSS_244	BJ15
AY12	VSS_164	VSS_245	BJ18
AY33	VSS_165	VSS_246	BJ22
AY4	VSS_166	VSS_247	BJ26
B9	VSS_167	VSS_248	BJ29
BA10	VSS_168	VSS_249	BJ30
BA11	VSS_169	VSS_250	BJ31
BA12	VSS_170	VSS_251	BJ32
BA37	VSS_171	VSS_252	BJ33
BA38	VSS_172	VSS_253	BJ34
BA6	VSS_173	VSS_254	BJ35
BA7	VSS_174	VSS_255	BJ36
BA8	VSS_175	VSS_256	BK13
BA9	VSS_176	VSS_257	BK14
BB1	VSS_177	VSS_258	BK15
BB12	VSS_178	VSS_259	BK18
BB2	VSS_179	VSS_260	BK22
BB29	VSS_180	VSS_261	BK25
BB3	VSS_181	VSS_262	BK6
BB30	VSS_182	VSS_263	BL13
BB4	VSS_183	VSS_264	BL14
BB5	VSS_184	VSS_265	BL18
BB6	VSS_185	VSS_266	BL19
BB12	VSS_186	VSS_267	BL20
BC13	VSS_187	VSS_268	BL21
BC14	VSS_188	VSS_269	BL22
BC33	VSS_189	VSS_270	BL29
BC6	VSS_190	VSS_271	BL33
BD10	VSS_191	VSS_272	BL35
BD11	VSS_192	VSS_273	BL38
BD12	VSS_193	VSS_274	BL4
BD13	VSS_194	VSS_275	BL41
BD14	VSS_195	VSS_276	BM11
BD7	VSS_196	VSS_277	BM12
BD8	VSS_197	VSS_278	BM13
BD9	VSS_198	VSS_279	BM18
BE1	VSS_199	VSS_280	BM2
BE2	VSS_200	VSS_281	BM21
BE29	VSS_201	VSS_282	BM22
BE3	VSS_202	VSS_283	BM23
BE30	VSS_203	VSS_284	BM24
BE4	VSS_204	VSS_285	BM25
BE5	VSS_205	VSS_286	BM26
BE6	VSS_206	VSS_287	BM27
BF12	VSS_207	VSS_288	BM28
BF3	VSS_208	VSS_289	BM29
BF34	VSS_209	VSS_290	BM3
BF6	VSS_210	VSS_291	BM33
BG12	VSS_211	VSS_292	BM35
BG13	VSS_212	VSS_293	BM38
BG14	VSS_213	VSS_294	BM5
BG37	VSS_214	VSS_295	BM6
BG38	VSS_215	VSS_296	BM7
BG6	VSS_216	VSS_297	BM8
BH1	VSS_217	VSS_298	BM9
BH10	VSS_218	VSS_299	BN12
BH11	VSS_219	VSS_300	BN14
BH12	VSS_220	VSS_301	BN18
BH14	VSS_221	VSS_302	BN19
BH2	VSS_222	VSS_303	BN2
BH3	VSS_223	VSS_304	BN20
BH4	VSS_224	VSS_305	BN21
BH5	VSS_225	VSS_306	BN24
BH6	VSS_226	VSS_307	BN29
BH7	VSS_227	VSS_308	BN30
BH8	VSS_228	VSS_309	BN31
BH9	VSS_229	VSS_310	BN34
I2	VSS_230	VSS_311	P38
I3	VSS_231	VSS_312	P6
I33	VSS_232	VSS_313	R12
I34	VSS_233	VSS_314	R29
I4	VSS_234	VSS_315	AY14
I5	VSS_235	VSS_316	BD38
I7	VSS_236	VSS_317	R30
I8	VSS_237	VSS_318	TT
I9	VSS_238	VSS_319	N9
I37	VSS_239	VSS_320	TT1
I38	VSS_240	VSS_321	TT2
I39	VSS_241	VSS_322	TT3
I40	VSS_242	VSS_323	TT4
I41	VSS_243	VSS_324	TT5
I42	VSS_244	VSS_325	TT6

COFFEE LAKE-H-CPU_BGA1440

UC1H			
BN4	VSS_326	VSS_409	F15
BP12	VSS_327	VSS_410	F19
BP14	VSS_328	VSS_411	F2
BP18	VSS_329	VSS_412	F21
BP21	VSS_330	VSS_413	F23
BP24	VSS_331	VSS_414	F25
BP25	VSS_332	VSS_415	F27
BP26	VSS_333	VSS_416	F29
BP29	VSS_334	VSS_417	F3
BP33	VSS_335	VSS_418	F31
BP34	VSS_336	VSS_419	F36
BP7	VSS_337	VSS_420	F4
BR12	VSS_338	VSS_421	F5
BR14	VSS_339	VSS_422	F8
BR18	VSS_340	VSS_423	F9
BR21	VSS_341	VSS_424	G10
BR24	VSS_342	VSS_425	G12
BR25	VSS_343	VSS_426	G14
BR26	VSS_344	VSS_427	G16
BR29	VSS_345	VSS_428	G18
BR34	VSS_346	VSS_429	G20
BR6	VSS_347	VSS_430	G22
BT12	VSS_348	VSS_431	G23
BT14	VSS_349	VSS_432	G24
BT18	VSS_350	VSS_433	G26
BT21	VSS_351	VSS_434	G28
BT24	VSS_352	VSS_435	G4
BT26	VSS_353	VSS_436	G5
BT29	VSS_354	VSS_437	G6
BT32	VSS_355	VSS_438	G8
BT35	VSS_356	VSS_439	G9
BT36	VSS_357	VSS_440	H11
BT37	VSS_358	VSS_441	H12
BT38	VSS_359	VSS_442	H18
BT39	VSS_360	VSS_443	H22
BT4	VSS_361	VSS_444	H25
BT5	VSS_362	VSS_445	H32
BT6	VSS_363	VSS_446	H35
BT7	VSS_364	VSS_447	H38
BT8	VSS_365	VSS_448	H45
BT9	VSS_366	VSS_449	J22
BT10	VSS_367	VSS_450	J25
BT11	VSS_368	VSS_451	J32
BT12	VSS_369	VSS_452	J33
BT13	VSS_370	VSS_453	J36
BT14	VSS_371	VSS_454	J4
BT15	VSS_372	VSS_455	J7
BT16	VSS_373	VSS_456	K1
BT17	VSS_374	VSS_457	K10
BT18	VSS_375	VSS_458	K11
BT19	VSS_376	VSS_459	K2
BT20	VSS_377	VSS_460	K3
BT21	VSS_378	VSS_461	K38
BT22	VSS_379	VSS_462	K4
BT23	VSS_380	VSS_463	K5
BT24	VSS_381	VSS_464	K7
BT25	VSS_382	VSS_465	K8
BT26	VSS_383	VSS_466	K9
BT27	VSS_384	VSS_467	L29
BT28	VSS_385	VSS_468	L30
BT29	VSS_386	VSS_469	L33
BT30	VSS_387	VSS_470	L34
BT31	VSS_388	VSS_471	M12
BT32	VSS_389	VSS_472	M13
BT33	VSS_390	VSS_473	N10
BT34	VSS_391	VSS_474	N11
BT35	VSS_392	VSS_475	N12
BT36	VSS_393	VSS_476	N2
BT37	VSS_394	VSS_477	N18
BT38	VSS_395	VSS_478	BR6
BT39	VSS_396	VSS_479	BR6
BT40	VSS_397	VSS_480	A3
BT41	VSS_398	VSS_481	A34
BT42	VSS_399	VSS_482	A4
BT43	VSS_400	VSS_483	B3
BT44	VSS_401	VSS_484	B37
BT45	VSS_402	VSS_485	BR38
BT46	VSS_403	VSS_486	BT3
BT47	VSS_404	VSS_487	BT35
BT48	VSS_405	VSS_488	BT36
BT49	VSS_406	VSS_489	BT37
BT50	VSS_407	VSS_490	BT38
BT51	VSS_408	VSS_491	BT39
BT52	VSS_409	VSS_492	BT40
BT53	VSS_410	VSS_493	BT41
BT54	VSS_411	VSS_494	BT42
BT55	VSS_412	VSS_495	BT43
BT56	VSS_413	VSS_496	BT44
BT57	VSS_414	VSS_497	BT45
BT58	VSS_415	VSS_498	BT46
BT59	VSS_416	VSS_499	BT47
BT60	VSS_417	VSS_500	BT48
BT61	VSS_418	VSS_501	BT49
BT62	VSS_419	VSS_502	BT50
BT63	VSS_420	VSS_503	BT51
BT64	VSS_421	VSS_504	BT52
BT65	VSS_422	VSS_505	BT53
BT66	VSS_423	VSS_506	BT54
BT67	VSS_424	VSS_507	BT55
BT68	VSS_425	VSS_508	BT56
BT69	VSS_426	VSS_509	BT57
BT70	VSS_427	VSS_510	BT58
BT71	VSS_428	VSS_511	BT59
BT72	VSS_429	VSS_512	BT60
BT73	VSS_430	VSS_513	BT61
BT74	VSS_431	VSS_514	BT62
BT75	VSS_432	VSS_515	BT63
BT76	VSS_433	VSS_516	BT64
BT77	VSS_434	VSS_517	BT65
BT78	VSS_435	VSS_518	BT66
BT79	VSS_436	VSS_519	BT67
BT80	VSS_437	VSS_520	BT68
BT81	VSS_438	VSS_521	BT69
BT82	VSS_439	VSS_522	BT70
BT83	VSS_440	VSS_523	BT71
BT84	VSS_441	VSS_524	BT72
BT85	VSS_442	VSS_525	BT73
BT86	VSS_443	VSS_526	BT74
BT87	VSS_444	VSS_527	BT75
BT88	VSS_445	VSS_528	BT76
BT89	VSS_446	VSS_529	BT77
BT90	VSS_447	VSS_530	BT78
BT91	VSS_448	VSS_531	BT79
BT92	VSS_449	VSS_532	BT80
BT93	VSS_450	VSS_533	BT81
BT94	VSS_451	VSS_534	BT82
BT95	VSS_452	VSS_535	BT83
BT96	VSS_453	VSS_536	BT84
BT97	VSS_454	VSS_537	BT85
BT98	VSS_455	VSS_538	BT86
BT99	VSS_456	VSS_539	BT87
BT100	VSS_457	VSS_540	BT88
BT101	VSS_458	VSS_541	BT89
BT102	VSS_459	VSS_542	BT90
BT103	VSS_460	VSS_543	BT91
BT104	VSS_461	VSS_544	BT92
BT105	VSS_462	VSS_545	BT93
BT106	VSS_463	VSS_546	BT94
BT107	VSS_464	VSS_547	BT95
BT108	VSS_465	VSS_548	

DDR4 SO-DIMM A



Layout Note:
Place near DIMM





Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM socket

SPD Address = 0H

Layout Note:
Place near DIMM








Security Classification		LC Future Center Secret Data				Title			
Issued Date		2018/08/02		Deciphered Date		2018/08/02			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size C		Document Number Y540				Rev 0.1			
Date:		Tuesday, March 12, 2019				Sheet 12 of 77			




DDR4 SO-DIMM B


SPD Address = 2H

Layout Note:
Place near DIMM











Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	DDRVI SO-DIMM B	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number			Rev	
	Y540			0	
Date:	Tuesday, March 12, 2019			Sheet	13 of 77




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	PCH (2/9) USB3/GPPAEFGHI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size A3	Document Number Y540	
				Date:	Tuesday, March 12, 2019	Sheet 15 of 77




HDA_SDO This signal has a weak internal pull-down.
★ 0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (overide). This strap should only be asserted high using external pull-up in manufacturing/testing environments ONLY.









Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/06/02	Deciphered Date	2018/08/02	PCH (5/9) SPI,SMBUS,GPPBEGH	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEMS WITHOUT PERMISSION IN WRITING FROM LC FUTURE CENTER. IF YOU ARE A CONTRACTOR OR SUBCONTRACTOR OF LC FUTURE CENTER, YOU AGREE TO HOLD LC FUTURE CENTER HARMLESS FOR ANY AND ALL CLAIMS, DAMAGES, LOSSES, AND EXPENSES, INCLUDING ATTORNEY'S FEES, THAT MAY BE ASSERTED AGAINST LC FUTURE CENTER BY THIRD PARTIES AS A RESULT OF YOUR DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY.				Document Number	Rev
A2				Y540	0.1
Date	Yesterday, March 12, 2019			Sheet	18 of 77







Signal	Usage	When Sampled	Comment
GPP_34 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH. 0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
GPP_36 / CNV_IN0_DT / UART0_TXD	M.2 CNV Mode Select	An external pull-up of RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVI enable 1 = Integrated CNVI disable.
GPP_39	1.8V VCCSP1	Rising edge of RSMRST#	The signal has a weak internal pull-down 0 = VCCSP1 is connected to 3.3V rail 1 = VCCSP1 is connected to 1.8V rail Note: If VCCSP1 is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Declassified Date	2018/08/02	Blank	
THIS SECRET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND COMPLETE CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SECRET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SECRET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Row	
Content	Y540			0.1	
Date:	Tuesday, March 13, 2018		Sheet	19 of 77	




GPP_B22 /GSP11_MOSI (Boot BIOS Strap Bit BBS)
This signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset Dch, bit6)
0: SPI (default)
1: LPC
Notes:
1. The internal pull-down is disabled after PCH_PWROK is high.
4. This signal is in the primary well.




Bit 6	Boot BIOS Destination
0	SPI (Default)
1	LPC




01/09: GPA22 add for MUX sku

Function	PCH_GPA18	PCH_GPA19	PCH_GPA20	PCH_GPA21	PCH_GPA22	PCH_GPA23
Y540-15-N17P MUX	0	0	0	0	0	X
Y540-15-N18E G0 MUX	0	0	0	1	0	X
Y540-15-N18E G1 MUX	0	0	1	0	0	X
Y540-15-N18P MUX	0	0	1	1	0	X
Y7000P-15-N17P MUX	0	1	0	0	0	X
Y7000P-15-N18E G0 MUX	0	1	0	1	0	X
Y7000P-15-N18E G1 MUX	0	1	1	0	0	X
Y7000P-15-N18P MUX	0	1	1	1	0	X
Y540-17-N17P MUX	1	0	0	0	0	X
Y540-17-N18E G0 MUX	1	0	0	1	0	X
Y540-17-N18E G1 MUX	1	0	1	0	0	X
Y540-17-N18P MUX	1	0	1	1	0	X






Security Classification		LC Future Center Secret Data				Title					
Issued Date		2018/08/02		Deciphered Date		2018/08/02				PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.											
Size B		Document Number								Rev	
		Y540								0.1	
Date:		Tuesday, March 12, 2019				Sheet		22		of 77	

N18P-G0 GPIO

GPIO	I/O	N18P GPIO Name	N17P GPIO Name	Function Description	Net name	I/O Termination
GPIO0	OUT	NVVD_D_PWM_VID	NVVD_D_PWM_VID	PWM Output to control NVVD	NVVD_D_PWM_VID	
GPIO1	OUT	GC6:GC6_FB_EN	GC6:GC6_FB_EN	GC6 FRAME BUFFER ENABLE	FB_GC6_EN	(10K pull down)
GPIO2	IN	GC6:GPU_EVENT*	GC6:GPU_EVENT*	Wake the GPU from GC6 state	GPU_EVENT*_R	(10K pull High)
GPIO3	OUT	UNUSED	NVVD_D_PWM	UNUSED	UNUSED	
GPIO4	OUT	GC6:1V8_MAIN_EN	GC6:1V8_MAIN_EN	GPU power sequencing for GC6 --- 1V8_MAIN_EN	ENV8_MAIN_EN	(10K pull High)
GPIO5	IN	FRAME_LOCK*	FRAME_LOCK*	Active low Frame Lock for NVSR panel	UNUSED	
GPIO6	OUT	NVVD_PSI*	NVVD_PSI*	Phase Shedding, NVVD_PSI	NVVD_PSI	(10K pull High)
GPIO7	OUT	LCD_BL_PWM	LCD_BL_PWM	LCD Panel Backlight PWM	UNUSED	
GPIO8	OUT	MEM_VDD_CTL	MEM_VDD_CTL	Memory voltage Control	FBVDDQ_SEL	(10K pull down)
GPIO9	I/O	THERM_ALERT*	THERM_ALERT*	Active Low Thermal Alert	VGA_ALERT#	(10K pull High)
GPIO10	OUT	MEM_VREF_CTL	MEM_VREF_CTL	Memory VREF Control	MEM_VREF	(10K pull down)
GPIO11	OUT	LCD_VCC	LCD_VCC	LCD Panel VOLTAGE	UNUSED	
GPIO12	IN	PWR_LEVEL	PWR_LEVEL	AC power detect or power supply overdraw input	VGA_AC_DET_R	(10K pull High)
GPIO13	OUT	UNUSED	LCD back light EN	UNUSED	UNUSED	
GPIO14	IN	HPD_IFPA*	HPD_IFPA*	Hot Plug Detect for IFPA	IFPA_HPD	(10K pull High)
GPIO15	IN	HPD_IFPB*	HPD_IFPB*	Hot Plug Detect for IFPB	UNUSED	
GPIO16	OUT	UNUSED	UNUSED	UNUSED	UNUSED	
GPIO17	IN	HPD_IFPD*	HPD_IFPD*	Hot Plug Detect for IFPD	UNUSED	
GPIO18	IN	HPD_IFPE*	HPD_IFPE*	Hot Plug Detect for IFPE	IFPE_HPD	(10K pull High)
GPIO19	OUT	Reserved	3D VISION	UNUSED	UNUSED	
GPIO20	OUT	GC6:NB_FGC6	unused	Low Power States Fast CG6	NB_FGC6	(10K pull down)
GPIO21	OUT	LCD_BLEN	unused	LCD Panel Backlight Enable	UNUSED	
GPIO22		INA_HT*/ADC_MUX_SEL	unused	OVRR MUX SEL	ADC_MUX_SEL_R	(10K pull High)
GPIO23		UNUSED	UNUSED	UNUSED	RASTER_SYNC1	(100K pull down)
GPIO24		UNUSED	UNUSED	UNUSED	UNUSED	
GPIO25	OUT	FBVDD_PSI	unused	Turns off phases of the Frame buffer power supply	UNUSED	(5.1K pull High)
GPIO26		FP_FUSE	unused	Field-programming of select fuses	GPIO26_FP_FUSE	(10K pull down)
GPIO27	IN	HPD_IFPC*	HPD_IFPC*	Hot Plug Detect for IFPC	IFPC_HPD	(10K pull High)

N18E-G1 Power Sequence



1. The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
2. Delay from 1V8_MAIN_EN to PEXVDD/NVVD_PGOOD must NOT exceed 4ms.
3. It is recommended that the delay from 1V8_AON on to PEXVDD/NVVD_PGOOD assertion not exceed 20ms.
4. Power up NVVD must be 90% before PEXVDD can start ramp-up.
5. All 3.3V devices that connect to the GPU must be powered after 1V8_AON;GPU cannot have any 3.3V leakage paths before 1V8_AON is present.
6. Refer to the JEDEC Memory SPEC for memory-related power sequencing.
7. FBVDD/Q, USB_VDDP and 1V8_AON don't need power cycle for GC6

1. PEXVDD must power down before NVVD,
2. For GDDR6, VPP must be equal to or higher than FBVDD/Q at all times;use gate logic and discharge circuit as needed
3. All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1V8_AON and 1.8V_MAIN power down.
4. Power down of PEXVDD must be less than 10% before NVVD can start ramp-down..

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V

L=Low: Tied to 0V

VRAM CFG Table

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	N18P-G0 VRAM
L	L	L	0 (0x0000)	?
L	L	H	1 (0x0001)	?
L	H	L	2 (0x0002)	
L	H	H	3 (0x0003)	
H	L	L	4 (0x0004)	
H	L	H	5 (0x0005)	
H	H	L	6 (0x0006)	
H	H	H	7 (0x0007)	
L	L	M	8 (0x0008)	
L	M	L	9 (0x0009)	
L	M	H	10 (0x000A)	
L	H	M	11 (0x000B)	
M	L	L	12 (0x000C)	
M	L	H	13 (0x000D)	

Strap pin function differences between N17P &N18P

Strap pin	N18P	N17P
ROM_SI	FS_OVERT* NEED PULL LOW	SOR_EXPOSED[3..0]
ROM_SO		
ROM_CLK		
STRAP5	SMB_ALT_ADDR DEVID_SEL PCIE_CFG VGA_DEVICE	SMB_ALT_ADDR DEVID_SEL PCIE_CFG VGA_DEVICE
STRAP4		
STRAP3		
STRAP2	RAMCFG[4:0]	RAMCFG[4:0]
STRAP1		
STRAP0		

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

1:ENABLE 0:DISABLE

SOR0/1/2/3 ENABLE

FS_OVERT# function only N18P

ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT# FUNCTION
L	L	L	FS_OVERT# function ENABLE
L	L	H	FS_OVERT# function DISABLED Reserved; do not configure
L	H	L	1101
L	H	H	1100
H	L	L	1011
H	L	H	1010
H	H	L	1001
H	H	H	1000
L	L	M	0111
L	M	L	0110
L	M	H	0101
L	H	M	0100
H	L	M	0011
H	M	L	0010
H	M	H	0001
H	H	M	0000

Security Classification

LC Future Center Secret Data

Issued Date

2018/08/02

Deciphered Date

2018/08/02

Title

N18E VGA Notes List

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size C

Document Number

Y540

Date:

Tuesday, March 12, 2019

Sheet


23


of

80



Rev

0.1





trace width: 16mils
differential voltage sensing.
differential signal routing.



NVVDD/Q Decoupling			
MLCC	N18P	N17P	location
10uF	34	21	Under
1.0uF	13	13	
10uF	0	11	Near
22uF	15	10	
4.7uF	0		
330uF	0	1	









Table 15. N17/G84C-128 and N18/G84D-128 FB BOM Differences

FB Pin	what to do for N18/G84D-128	what to do for N17/G84C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 49.9 ohm	Pull down to 60.4 ohm





1.8VS_AON Decoupling Value


MLCC	N18	N17	location
CV205	1uF	0.1uF	Under
CV206	1uF	0.1uF	Under
CV1475	8	8	Under
CV1476	8	8	Under




BOTH GP107 AND N18P-G5 NEED
NC AF30,AF32,AK31,AM34,E34,H30,M30,M34,
A30,A9,B2,B23,D22,D28,D9,E4





```
Memory_partition A
MF=0 no mirror
```





Security Classification			LC Future Center Secret Data			Title			
Issued Date			2018/08/02		Deciphered Date		2018/08/02		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&I MANAGEMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. THIS SHEET HAS THE INTENTION OF CONTAINING MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Doc#			5540			Rev		0.1	
Doc#			5540			Rev		0.1	

```
Memory_partition B
MF=0 no mirror
```













Security Classification	LC Future Center Secret Data		Title	 HIP-GR_XRAM A Lower
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND/OR SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT BEING AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY OTHER PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.				
Sheet No.			Document Number	
Date			y540	
Drawn By	100804, MICHAEL TAYLOR		Sheet 35 of 50	







Security Classification		LC Future Center Secret Data		Title			
Issued Date	2018/08/02	Deciphered Date	2018/08/02	eDP/ CMOS/Touch screen			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	Y540	0.1	
				Date:	Tuesday, March 12, 2019	Sheet	39 of 77










Slave Addr	Ra 1%	Rb 1%
addr0	NC	10K
addr1	54.9K	12.1K
addr2	27.4K	15.8K
addr3	18.2K	22.1K





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	USB TYPE-C Controller 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OR R&D DEPARTMENT, AND ALL INFORMATION DISCLOSED BY LC FUTURE CENTER WITHIN THIS SHEET OR THE DRAWING OR CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number y540
Date:	Tuesday, March 12, 2019		Sheet	41	of 77




Security Classification	LC Future Center Secret Data			Title USB TYPE-C Port 
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number			Rev
	Y540			0.1
Date:	Tuesday, March 12, 2019			Sheet 42 of 77







Mini-Express Card(WLAN/WiMAX)





M.2 SSD(SATA/PCIE)










SATA HDD Conn.






Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	HDD/XBOX CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Rev 0.1
Size		Document Number				
Custom		Y540				
Date:		Tuesday, March 12, 2019		Sheet 46 of 77		



CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCH OUT held low
1	1	1	1	CDP Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto Data Disconnected and Power Wake Function Active




For USB Debug Function





USBDEBUG	Kernel debug
Set input	Set input
Set output Low	ENABLE

UART_P80_EN	POST 80
Set input	DISABLE
Set output Low	ENABLE











OE#	S	FUNCTION
H	X	DISABLE
L	L	D(+/-) to 1D(+/-)
L	H	D(+/-) to 2D(+/-)







Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/08/02	Deciphered Date	2018/08/02	ITE8371LQFP
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size		Document Number			Rev
		Y540			0.1
Date:		Tuesday, March 12, 2019			Sheet 49 of 77

No function field








Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST BE DESTROYED IF THE CONFIDENTIALITY OF THE CONTENT DIVERGES FROM THE DISPOSITION OF THE INFORMATION AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Doc Number x540



DL1/DL2
1'S PN:SC300005900

Place Close to TL1







Security Classification		LC Future Center Secret Data		Title	
Issued Date		20180802		Designed Date	
20180802		20180802		Code_CX20752	
Rev D		Revised Number		Y540	
20180802		20180802		20180802	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.


Fintek(1 Local+2 Remote) thermal sensor placed near DIMM



HW thermal sensor





Nuvoton(1 Local+1 Remote) thermal sensor placed near TBD




Address 1001_101xb




REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"



Near GPU&VRAM




Near CPU



for layout optimized, change the EC_AGND to GND

Near DIMM



FAN Conn






TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

LOGIC

TABLE : PCH ITP DEBUG REPORT


	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM






LOGIC


TABLE : Functional Strap


GPP_B18/GSPI0_MOSI (No Reboot)		R563
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM










LOGIC






Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		Audio Jack			
2018/08/02		2018/08/02		Size		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				y540		Rev.	
				Date: Tuesday, March 12, 2019		Sheet 57 of 77	







for N18P decoupling




for N17P decoupling









add by Bing 04/08





SO-DIMM Shielding















VCCIO 20VB+ change to Core VIN for layout











ILMT=0 OCP=6.5A
ILMT=floating OCP=9.5A
ILMT=1 OCP=12.5A

Vout=0.95V±50mV
Vset=0.962V±1.78%
Vref=0.6V
TDC=6A
OCP=9.5A TYP=10.5A MAX 11.5A
OVP=(1.15~1.25)*Vout
UVP=(0.6~0.7)*Vout
Fsw=500Khz min=425K max=575K

Security Classification	LC Future Center Secret Data		Title	PWR-VCCIO	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Y540	Rev 0.1
				Date: Tuesday, March 12, 2019	Sheet 68 of 77


PSYS=0.8V MP2949 trigger VRHOT








Vboot=0V Loadline=1.8mΩ
 Ripple=±30mV/-10mV (0A-0.5A)
 Ripple=±10mV (0.5A-TDC)
 Ripple=±15mV (TDC-Iccmax)
 TDC=80A (0 A)
 Iccmax=128A (H42=86) OCP=155A (H42=96A)
 OVP=VID+400mV
 OVP=2V (during SS)
 UVP=VID-300mV
 Fsw=500KHz


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/06/02	Deciphered Date	2018/06/02	PWR-VCCCPUCORE	
THIS SUBJECT OF DISSEMINATING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SUBJECT DRAWING WILL BE TRANSFERRED FROM THE CUSTODY OF THE CONFIDENTIAL DIVISION OF R&D DEPARTMENT (SECRET) AND HANDLED BY LC FUTURE CENTER. WITHOUT THIS SUBJECT DRAWING, THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Rev	Document Number	Y540			
Rev	Document Number	Y540			




Security Classification		LC Future Center Secret Data		Title							
Issued Date		2018/08/02		Deciphered Date				2018/08/02			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.											
Size		Custom		Document Number		Y540		Rev		0.1	
Date:		Tuesday, March 12, 2019		Sheet		71		of		77	





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	PWR-VCCSA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	5	Document Number	Y540		Rev	0.1
Date:	Tuesday, March 12, 2019		Sheet	72	of	77



```
1.8V  VIN change to 3.3V
```




Title			
PWR-1.8/1.0VGS			
Size Custom	Document Number	Y540	Rev 0.1
Date:	Tuesday, March 12, 2019	Sheet	74 of 77



UPI---US5650
 PR7605=487
 PR7613=487
 PR7610=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
 PR7614=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
 PR7603=324K
 PR7602=75K
 PR7609=75K
 PC7604=1nF
 PC7608=1nF

ON---NCP45491
 PR7605=649
 PR7613=649
 PR7610=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
 PR7614=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
 PR7603=243K
 PR7602=75K
 PR7609=75K
 PC7604=1nF
 PC7608=1nF

5					4					3					2					1									
D																													
C																													
B																													
A																													
Security Classification					LC Future Center Secret Data										Title														
Issued Date					2018/08/02					Deciphered Date					2018/08/02														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.																													
Size					Document Number																				Rev				
C					Y540																				0.1				
Date:					Tuesday, March 12, 2019										Sheet					77 of 77									